MEMORANDIM TO- 1401 Et le

SUBJECT: Sample Multiplication Problem (Expanded Arithmetic)

 The following is a sample multiplication problem, with the product status shown after each addition.

> -25 Multiplicand +13 Multiplier

Set sign and add two x multiplicand 50

Add one x multiplicand \_\_25

Shift and add one x multiplicand 25

 A more detailed description of this example will be used to demonstrate the multiplication process. The status of the A and B fields and the A and B address registers will be shown throughout the illustration.

Suppose that the programmer desires to use storage location 506 as the low order position of the A, or multiplicand field, and location 762 as the low order position of the B, or product, field. Thus, for this problem, a word mark must be located in storage position 525 to indicate the high order position of the multiplicand. Since the product field must be at least one position larger than the contract of the contract of the contract of the contract through position 750. Thus, a not mark must be placed in position 750 to indicate the high order position of the MEMORANDIM TO- 1401 Et le

SUBJECT: Sample Multiplication Problem (Expanded Arithmetic)

 The following is a sample multiplication problem, with the product status shown after each addition.

> -25 Multiplicand +13 Multiplier

Set sign and add two x multiplicand 50

Add one x multiplicand \_\_25

Shift and add one x multiplicand 25

 A more detailed description of this example will be used to demonstrate the multiplication process. The status of the A and B fields and the A and B address registers will be shown throughout the illustration.

Suppose that the programmer desires to use storage location 506 as the low order position of the A, or multiplicand field, and location 762 as the low order position of the B, or product, field. Thus, for this problem, a word mark must be located in storage position 525 to indicate the high order position of the multiplicand. Since the product field must be at least one position larger than the contract of the contract of the contract of the contract through position 750. Thus, a not mark must be placed in position 750 to indicate the high order position of the

# MICAND

A	522	923	524	515	5				
-	158	759	160	761	-				
В	?	?	?	7	?				

PRESS (28	GISTE	25
A-AUX	7	1

A-AUX	7
A	?
B-AUX	1
8	?

PRODUCT The multiplier (+13) will then be stored in the high order position of the product field (positions 758 and 759), pref-

erably by a "reset add" operation so that the proper sign (A and B bits in this case), is retained. B bits must not be located in positions 760 or 761.

The multiplicand (-25) is stored in positions 525 and 526 with a B bit but no A bit in position 526 to indicate the minus sign.

### STORAGE

PRESS REC	ISTE
A-AUX	7
A	7
8-AUX	7
-	-

Eight I cycles are then taken to read the op code (@) into the op register and to read the storage locations used into the A and B auxiliary registers and the A and B registers.

STORAGE								
A	7	7	?	*2	5			
В	1 1	3	7	7	?			

AD	PRESS RE	CISTERS
	A-AUX	526
	A	526
	B-AUX	762
	В	762

One A cycle is then taken to test and record in a trigger the sign (minus) of the multiplicand.

B cycles are then taken, and the B address register addresses storage until a B bit is detected. Thus, four B cycles are taken. During the first three B cycles, storage positions 762, 761, and 760 are set to zero. During the fourth B cycle, the sign (plus) of the multiplier is determined, compared with the sign of the multiplicand (minus) and the product sign (minus) is recorded in a trigger. Also during this fourth B cycle, the digit associated with the B zone (3) is analized with respect to magnitude. Since it is greater than 2. it is reduced by 2, and a Bibit is read back into position 759, and the address (759) in the B address register is dennem

	5	TOR	AGE	=		ADDRESS REC	HISTER
	511				a 526	A-AUX	526
A	7	7	7	12	5	A	525
	758	m.4	-	-	162	B-AUX	762
	1	1				В	758
011			0	0	0		_

Addition is now possible, and an A cycle is taken. During this cycle, the A auxiliary address register addresses storage. The decremented address (525) enters the A address register but the original address (526) remains in the A auxiliary address register. The data in location 526 (5) is entered into the A register.

Now a B cycle is taken, during which the B- auxiliary address register address storage. (762 which contains a zero in this position). The decremented address (761) enters the B-address register only. Also during this cycle, the digit (5) located in the A register is doubled and added to the zero located in the B register. This sum is entered into storage position 762. The product sign, which had been stored in a binary trigger, is entered into the low order position (762) of the B field during this cycle. In this case, the sign (minus) is designated by a R bit.

# STORAGE

AP	PRESS REG	SISTER
- 1	A-Aux	526
- 1	A	525
	B-AUX	762

An A cycle is again taken during which the A address register addresses storage and is reduced by one (524). The information (2 and word mark) located in storage position 525 is entered into the A register.

A B cycle is now taken during which the B address register addresses storage. The decremented address [760] is read back into the B address register. The digit (2) in the A register is doubtle and added (along with the previous carry) to the data in the B register (0). Also during this cycle he word mark in the A register is sensed, causing the eliments of the contract of the A register is sensed, causing the eliments of the contract of the A register is sensed.

of s	ucceed	-	PAC			APPRESS REG	ISTERS
	511			1	8 526	A-AUX	526
4	?	?	1	*2	5	A	524
	758	6			762	B-AUX	762

B cycles will continue to be taken until a B bit is sensed in the B register. Thus, the B address register will address storage during the next two cycles. During the second B cycle, a B bit is sensed, and the magnitude of the digit (1) located in the B register is tested. Since the digit is 1, a B bit and sero are written back into storage.

STORAGE						APPRESS REC	HISTER
	521				\$ 526	A-AUX	526
A	7	7	3	*2	5	A	524
	158				762	B-AUX	762
В	1 1	^	_	1-	0	В	758
	4	U	0	9	101		

Once again, addition is possible, and the A auxiliary register addresses storage. During this A cycle, the decremented address (525) enters the A address register, but the original address (526) remains in the A auxiliary register.

A B cycle is now taken during which the B muxiliary address mediates addresses storage, is reduced by one, and read into both the B auxiliary address register and the B address regtater. Also during this cycle, the digit (5) in the A register is added to the digit (0) in the B register, and the sum is entered into storage position 700.

		TO	240	E		Ap	DRESS RI
	522			1-	6 526		A-AUX
A				*2	5		A
	158				161		B-AU
В	1	•		1_	8_		В
•	*	0	0	5	5		

An A cycle is again taken during which the A address register addresses storage and is reduced by one (52%). Thus, both a 2 and a word mark enter the A register.

A B cycle is now taxon during which the B addresse register addresses storage, and in reduced by one (from 761 to 761 the displayed of the storage position 761 is read into the storage position 761 is read into a register. The word mark in the A register stops the generation of succeeding A cycles.

	STORAGE								
A	511 ?	7	7	×2	5				
В	158 1 *	0	0	7	s 161 5				

APPRESS RE	GISTE
A-AUX	526
A	524
B-AUX	761
B	760

The B address register then continues to address storage until the Bbit (799) is ensend. In this case, eiter two B cycles, a zero is sensed in the storage position (759) containing the B bit, and a rear only is written back into a storage until a significant digit is sensed. In this case, one B cycle must be taken, since a "1" is located in the next higher multiplier position. When this "1" is sensed. The word marked property of the word marked as zero.

vord	mark,	and a	zer	0.			
	9	то	PAC	3E		APPRESS RE	GISTERS
Δ	512			12	B 516	A- AU X	526
_	3	5		*	5	A	524
	758			T	a 762	B-AUX	761
B	0	•	_	-	-	В	757
0	11 0	^	_	-			1771

Addition is now possible, and the A auxiliary address register addresses storage. The decremented address (525) enters the A address register only.

The B address register now addresses storage, and the decremented address is written back into both the B address register and the B auxiliary address register. The digit (5) in the A register is also added to the digit (7) in the B register during this B cycle

	5	это	RAC	3 E	
A	7	?	7	*2	5 526
В	758 8 *O	0	0	2	в <sup>161</sup> 5

02544	REGISTERS
PRESS	REGISTERS

A-AUX	526
A.	525
B- AUX	760
В	760

A B cycle is taken during which the B address register addresses storage, and the digit (2) in the A register is adde to the digit (0) in the B register along with the previous carry. The word mark in the A register causes the elimination of succeeding A cycles.

#### STORAGE

A	7 7	?	?	*2	3526
В	*O	0	3	2	5 162

## ADDRESS REGISTERS



The B address register continues to address storage until the word mark and the zero in position 756 are sensed, and an I/E change is forced which ends the multiplication operation, and processes the next instruction.

J. L. Pokoski Department 250

