		Boothe Bransconb	
	曹		
	175.		
		Conzola	
		Farbanish	
		Polosici.	
0.	H.	Rees	

Dept. 280

MEMORANDUM FOR FILE 1401

SUBJECT: Engineering Description of the Revised

cotmoduction

Nality's Divide is a single optional feature which can be indeally on the 30th mobile. Octain bask rules must be anable of the second of the second of the second of the second plus-nime signs to inserve walld ensures by In the execution of plus-nime signs to inserve walld ensures by In the execution of an analysis of the second of the second of the second of the passing of the second of the second of the second of the second of the manifest of the second o

Multiply

From to intrinsing a muttaly operation, it is necessary to provide a british which has a length equal to the multiplicate muttall and the state of the multiplicate muttall the state of th

-	0	1		9	8	7	Multiplicand	
=	^	0	7		8	7	Product	

When the above conditions have been satisfied, the instruction

where (AAA) and (BBB) are the addresses of the units positions of the A-field and B-field respectively, Mill initiate the operation. Primarily, the military position is one in which the multiplicand is added to be so do number of times dependent on the value of the multiplier, and the multiplier being destroyed on the value of the multiplier, and the multiplier being destroyed The additional address registers are required for this operation, A-Aux STORAGE ADDRESS REGISTER (A-AUX STAR) and B-Aux STORAGE ADDRESS REGISTER (B-AUX STAR). The A-Aux STAR Always retains the address of the units position of the multiplicand. After each address of the units position of the multiplicand. After each A-Aux STAR contents by A-Aux STAR all address of the A-Aux STAR contents by A-Aux STAR and A-Aux STAR content the A-Star STAR contents and the initial starting address.

The B-Mux START extains the address of the position of the product into which the units position of the miltiplicand is to be added and is decremented by 1, to effect a shift in the product, as each multiplier digit is reduced to zero. The P-Aux STAR address is considered to the start of the start of the start of the start of the of each addition and when continues the start of the start of the multiplier digit of zero.

The detailed operation is as follows:

After the Miliply instruction, @ (AAA) (BBB), has been stored in the proper registers, the execution of the instruction begins in the proper registers and the execution of the instruction begins also transport to the proper store of the property of the miliplier and product are stored for future reference, analyzed and stored in the Sign Trigger.

Consecutive A and B cycles are then taken until an A Register will sedested and further A cycles are cliniated. The location of the multiplier digit is always the third B cycle following the A cycle in which the Wei is detected, at which time the multiplier digit is analyzed if it is the units position. Zeros are put in the cycle of the cycl

Multiplier digits are analyzed for the following conditions:

- a. Blank or zero
- c. "2" bit only d. Multiplier digit greater than 2
- Based upon the above results, the following action takes place:
 - a. Blank or zero A zero is written back in storage and a B cycle is taken to decrement the B-Aux STAR by *1" which effects a shift of the partial product. Another B cycle is then taken to analyze the next multiplier position.
 - b. "?" bit only A zero is written back in storage and consecutive A and B cycles are taken to add once the multiplicand to the partial product. On the first A and B cycles the A-Max STAR and B-Aux STAR are used to address storage and the decremented addresses enter only the A-STAR and B-STAR respectively.

- c. "2" bit only The action here is the same as for the "1" bit, but twice the multiplicand is added to the partial product.
- d. Multiplier digit greater than 2 The multiplier digit is reduced by two prior to being written in memory. Otherwise the action is the same as for the "2" bit.

The product sign is always set on the first B cycle after the multiplier sign is snalyzed. If the units dight of the multiplier is not product is addressed when a partial pleasant to decrement the B-Aux TSHR by I and enfit the partial pleasant of decrement the B-Aux TSHR by I and enfit the partial pleasant of the multiplier is other than zero, the sign is set during the first product is agin addressed.

The multiply operation is terminated when the WW and a serv is detected in the inder order position of the multiplier. At the term of the multiplier, and the state of the product cast, and the superar in the unite position of the product cast, and the state of the product cast, and the state of the product cast, and the state of the state of

Divide

From to initiating a divide operation, it is necessary to provide a meliadistic has a length equal to the divisor of whiched \$4,000 and \$4,000

A MM must be placed in the high order position of the A-field (divisor). Sign bits in the units position of this field are signs must be indicated by bits. See example below a bar over a digit denotes a MM.

Quotient , Remainder

When the above conditions have been satisfied, the instruction

% (AAA) (BBB) DIVIDE,

where (AAA) is the address of the units position of the A-Field and (BBB) is the address of the high order position of the position of the initiates the operation. The divide operation is primarily one initiates the operation. The divide operation is primarily one initiates the operation in the field of the initiate of the dividend is substantiated from the dividend as the contract of the field of the initiate of subtractions from the operation of the contract of the contra

The additional address reptainers are required for this operation; A-Aux STAR always retains the address of the units position of the XTAR always retains the address of the units position of the address and address cash substraction of the divisor from the divisor for the divisor to the divisor for the A-Aux STAR contents to the A-STAR at its initial starting address.

The B-Max STAR retains the address of the positions of the partial dividend from which the united the position of the divisor will be subtracted and is incremented by position spartial divisor will be subtracted and is incremented by actual control in the divisor. Storage is addressed by the partial dividend is less than the divisor. Storage is addressed by the partial dividend at less than first B oycle of each subtraction and/or command when shifting the to a dividend being less than the divisor when all first partial dividend being less than the divisor when the subtraction and the subtraction of the partial dividend being less than the divisor when the subtraction of the partial division of the division of the division of the partial division of the di

The detailed operation is as follows:

After the Divide instruction, 5 (AAA) (REE), has been stored in the proper registers, the seconds on of the instruction begin the proper registers of the A-STAR and B-STAR responsed and also transferred to their descriptions of the second of the divide the first A and B organism and the second of the second of divide the first A and B organism and the first partial dividend are stored for riture references and the first partial dividend are stored divides in allow analyzed and stored in the sign trigger, of the

Consecutive A and B cycles are then maken to compare the divisor to the firty partial divident. The comparison was the compared to the first partial divident, the comparison of a finction of the comparison, is a dead to the cycles. A number, resulting from the during the third B cycle following the A cycle in at First B comparison, is a deduct to the cycles of the cycle in the comparison of the cycle following the A cycle in the cycles of the cycles of the cycle in the cycles of the cycl

- a. B<A Dividend less than the divisor.
 b. A<B<2A Dividend is equal to or greater than the divisor but less than twice the divisor.
- B≥ 2A Dividend is equal to or greater than twice the divisor.

Based on the above results, the following action takes place.

a. Back - The quotient digit read out of storage is regenerated into storage and a B cycle is taken to increent the B-Aux STAR by "I which effects a shift in the dividend. Consecutive A and B cycles are then taken to compare the divisor to a new partial divident. c. B≥2A- The quotient digit read out of storage is increased by '2' and consecutive A and B cycles are taken to subtract twice the divisor from the dividend and to make a comparison of the divisor to the reduced dividence.

The quotient sign is always set with the quotient digit produced by a comparison of the divisor and a partial divident with united the units position of the divident. A minus sign in the units used to be units of the divident will change the status of the sign regiser. The B bit device divident will change the status of the sign regiser. Bod of Divide latch and a comparison shad will also turn on the latch is on till terminate the divide operation of 4 when this change is the sign of the division of the status of the sign of the

At the completion of the operation; sign bits appear in the units positions of the quotient and remainse; the sagn of the distinct is retained in the ventimetr and zeros are written in all positions as the B-field which do not have significant digits. All information in the B-field winds of the position of the quotient of the units position of the quotient of the units dividend simes the positions in the divisor simulate position of the dividend simes the positions in the divisor simulate position of the

The Overflow Latch is turned on if a carry is generated in a quotient position due to division by zero or if an improper [839] address is given such that the first partial divided is some than 9 times the before the next arithmetic instruction must be initiated to test this latch before the next arithmetic instruction is

S. Bespalko