

16-bit Multiplier/Divide (Revised)

1. Aux Stream, Set Latch

$$\text{On} = (\text{In})(\text{Quot}) (\text{Div Op} + \text{Mult Op}) \quad \checkmark$$

$$\text{Off} = (\approx n)(t_2 - t_1) + (\text{Start Reset})$$

2. Transfer Address Reg. Gate = (Auxitor Set Latch) \checkmark

3. A Cycle Eliminate Latch

$$\text{On} = (\text{A Reg Work}(Rack) t_6 - t_7) (\text{Div Op} + \text{Mult Op}) \quad \checkmark$$

$$\begin{aligned} \text{Off} = & (\overline{A5} \times \text{ALet}) (\text{Set Quot Trig}) (t_2 - t_1) + (\text{In}) \\ & + (\text{A5} \times \text{ALet}) (\text{Set Quot Trig}) (t_2 - t_1) (\text{Process}) \\ & + (\text{Multiplication Let}) (\text{Sig. Digit}) (\overline{\text{Carry}}) (t_2 - t_1) (\text{Process}) \end{aligned}$$

4. X-Pattern Latch

$$\text{On} = (\text{A Cycle Elim. Let}) (t_2 - t_{4,5}) (\text{Process})$$

$$\text{Off} = (\text{A Cycle Elim. Let}) (t_2 - t_{4,5}) (\text{Process}) + \text{In} \quad \checkmark$$

5. Set Quotient Trig

$$\text{On Gate} = (\text{Set Quot. Trig}) (\text{X-Pattern}) \quad \text{not good}$$

$$\text{Binary Set} = (\text{Div Op} \oplus \text{Process}) (t_2 - t_3)$$

$$\text{Off Gate} = (\text{Set Quot. Trig})$$

$$\text{Reset} = \text{Start Reset}$$

(Time of 10.5 ms)
** Let's do it again*

U 1401 Multiplier/Divide (Revised)

6. Sign Trigger

$$On = [(A \wedge) (Aux Start Latch) + (B \wedge) (Div Op)] \\ + (Clear \otimes \text{fd Latch}) (B \wedge) (\text{Multiplier Latch}) (\overline{\text{Sign Trig}})$$

✓ $\text{Binary Set} = [(t_3 - t_6) (\text{B Reg } BA) (\overline{\text{End Div Latch}})]$

✓ $\text{Off Gate} = [(\text{Div Op}) + (\text{Clear } \otimes \text{ fd Latch}) (\text{Multiplier Latch})] \\ \cdot (B \wedge) (\text{Sign Trig})$

$$\text{Reset} = I \wedge +$$

7. End Divide Latch

✓ $On = (B \wedge) (\text{B Reg } Z) (\text{Div Op}) (t_6 - t_7)$

$$\text{Off} = I \wedge$$

8. Reverse Scan Latch

✓ $On = (B \wedge) (A \wedge) (\text{Set Q} \wedge \text{Trig}) (t_{10.5} - t_0)$

$$\text{Off} = (\overline{A \wedge} \text{ End Latch}) (t_7 - t_0)$$

9. A Latch

✓ $On = (\overline{A} \text{ Subt } A \text{ Latch}) (\overline{A} \text{ Subt } 2A \text{ Latch}) (\overline{AA} - \text{Aux Cycle})$

+ (Multiplier Latch) (B Reg Z) (B-Aux Cycle) (Process)

✓ $\text{Off} = (X \text{-Pas Latch}) (\text{Process}) (t_0 - t_{10.5}) + (\text{Start Rst})$

1431 Multiply/Divide (Revised)

10. 2A Latch

$$On = (\text{A Subt 2A Lc})(\Delta A-\text{Aux Cycle})$$

$$+ (\text{Multiplier Lc})(\overline{\text{B-Aux Cycle}})(\text{Mlt} > 2)(\text{Process})$$

$$Off = (X-\text{Pos Lc})(\text{Process})(t_0 - t_{1,s}) + (\text{Start Rst})$$

LAT

11. Clear B Field Latch

$$On = (\text{Mult Op})(I_{\sim})(\text{GWM})$$

$$Off = (\text{Set Prod Sign Lc})(\text{Process})(t_0 - t_2) + (\text{Start Rst})$$

12. Force B2 = (Clear B fd Lc)(~~Multiplier Lc~~)(Not Block Op • B_m)

$$+ (\text{Multiplier Lc})(\overline{B \text{ Reg} > 2})(\text{Not Block Op • B_m})$$

13. Multiplier Latch

$$On = (X-\text{Pos Lc})(\text{Mult Op})(\text{Process})(t_0 - t_{1,s})$$

$$Off = (\overline{A \text{ Cycle End Lc}})(\text{Process})(t_0 - t_2)$$

14. Set Prod Sign Latch

(MULTIPLIER LAT)

$$On = (\text{Clear B fd Lc})(\overline{\text{A Aux}})(t_0 - t_2)$$

$$Off = (\overline{A \text{ Baux}})(\overline{\Delta A \text{ Aux}})(\text{Process})(t_0 - t_2)$$

1601 Multiply/Divide (Revised)

02A7 ✓ 15. A-Aux Star Gate Out = (Delta A-Aux Cycle) (t_{q-0})
 X

02A7 ✓ 16. B-Aux Star Gate Out = (Delta B-Aux Cycle) (t_{q-0})
 Y

02A7 ✓ 17. A-STAR Gate Out = $\frac{(\text{AuxStar}_L \cdot \text{GateOut})}{(\Delta A \text{ AND } n)}$

02A7 ✓ 18. B-Star Gate Out = $\frac{(\text{B-AuxStar GateOut})}{(\Delta B \text{ AND } n)}$

02A7 ✓ 19. B-Aux Star Set (Units) = (Delta B-Aux Cycle) (B < A Lz)
 + (Aux Star Set Lt) (Delta Bn) + (Delta B-Aux Cycle) (Multiplier Lt)

02A7 ✓ 20. B-Aux Star Set (Tens & Hundreds) = (B-Aux Cycle) (B < A Lz) +
 + (Aux Star Set Lt) (Bn) + (B-Aux Cycle) (Multiplier Lt)

02A7 ✓ 21. A-Aux Star Set (Units) = (Aux Star Set Lt) (A n)


X A7? 22. A-Aux Star Set (Tens & Hundreds) = (Aux Star Set Lt) (An)

X 23. Complement Gate = $(A Lz + 2A Lz)(Bn)(\overline{DivOp})(X-Pos Lz)$
 + (Multiplier Lt) ($B Reg > 2$) ($\overline{B-Aux Cycle}$) (Process)


1401 Multiplier/Divide (Revised)

of 8

24. Compare Gate = $(B_n)(DivOp)[(A_AuxSet_{Lt}) + (Quot_{Trig}) + (BAux)(B_{Aux})]$




25. Set Sign Gate = $(End_{Div}_{Lt})(Set_{Quot}_{Trig}) + (Set_{Prod}_{Sign}_{Lt})(B_{Aux}_{Cycle})$



X 27. Arithmetic Digit Gate = $[(Quot_{Trig}) + (Alt + Z_{ALG})(X_{Pos}_{Lt})] + (Multiplier_{Lt})(B_{Reg_{2}} \geq B_{Aux_{Cycle}}) \text{ (Not Clock Op • } B_n)$

28. A with Zone Gate & B Reg Zone Inh.



(401) MULTIPLY / DIVIDE (Revised)

29. B Reg Transfer Gate

$$\begin{aligned} &= (\overline{\text{Arith Digit Gate}})(\text{Div Op})(\text{Not Block Op} \cdot B_n) \\ &+ (\overline{X-\text{Pos Lz}})(\overline{B-Aux Cycle})(\text{Mult Op})(\text{Not Block Op} \cdot B_n) \end{aligned}$$

30. Set A Translator for Output To Z ("Dot or" with #39)

$$\begin{aligned} &\times \quad = (\overline{B \text{ Reg} > 2})(\text{Multiplier Lz})(\overline{B-Aux Cycle})(\text{Process}) \end{aligned}$$

31. Block Zone Adder = ($\text{Div Op} + \text{Mult Op}$)

+ √

32. Adder Carry Trig Gate = ($\text{Mult Op} + \text{Div Op}$)(Adder Carry)(Arith Dg Gate)33. Set A Bit In Mem = ($\overline{\text{Set Spin Gate}}$)($\overline{\text{Spin Trig}}$)($\text{Not Block Op} \cdot B_n$)34. Set B Bit In Mem = ($\overline{\text{Set Spin Gate}}$)($\overline{\text{Not Block Op} \cdot B_n}$)35. Set Cz In Mem = ($\overline{\text{Set Spin Gate}}$)($\overline{\text{Spin Trig}}$)($\text{Not Block Op} \cdot B_n$)36. Reset Delta Compare Latches = ($A - A_{\text{Aux Cycle}}$) + ~~Delta Latch~~
+ IN37. A Gate = ($\overline{X-\text{Pos Lz}}$)(A Latch) + ($\overline{\text{Div Op}} + \text{Mult Op}$)

- T

Hot Multiplier / Divider (Revised)

✓ 38. 2A Gates (~~X - for 2 LAT~~) (2A latch)

~~A Register
Set~~
~~Jitter
Translator~~

✓ 39. Set A Reg to 1 = (Quot Trig) (A Subt A LE) (~~A Subt 2A LE~~)

✓ 40. Set A Reg to 2 = (Quot Trig) (A Subt 2A LE) (~~A Subt 2A LE~~)

✗ 41. Set A Translator Output to ϕ = (J Gate) (2A Gate) (Set 67) (Set to 0 or 1)

✗ 42. Set Arith Check Latch

(Arith Digit Gate Calc) (Arith Check X Process) (Lat 7.5 - 6s)

SET


✗ 43. Overflow = (Set Quot Trig) (Adder Carry) Not Carry Trig
Output
LAT (Lat Out Trig) (A subtr 2A lat) (B reg 8)

✗ 44. I/E Change = (Overflow) + (End Div LE) (B CLA LE) (Set Quot Trig)
+ (WM) (Multiplier Latch) (B Reg ϕ)
+ BLANK

(CLEAR B FIELD LAT)

+ Part prod sign lat (B aux cy)
(A Lat + 2A LAT)

Check this for timing
(When is adder carry recognized)
(But says OK)



1401 Multiply/Divide (Revised)

Delta A-Aux Cycle Latch

$$On = (\Delta - \text{Aux Cycle Lt})(\text{Process Lt})$$

$$\begin{aligned} Off = & (\Delta - \text{Aux Cycle Lt})(\text{Process Lt})(t_0 - t_0) + (\text{Start Rst}) \\ & + (\text{Tape Load}) + (\text{Gated Load Key}). \end{aligned}$$

A-Aux Cycle Latch

$$\begin{aligned} On = & (\Delta - \text{Aux Cycle Lt})(\text{Process Lt})(t_0 - t_0) \\ & + (\text{A-Aux STAR Key}) \end{aligned}$$

$$\begin{aligned} Off = & (\Delta - \text{Process Lt})(t_0 - t_{1.5}) + (\text{B-Aux STAR Key}) \\ & + (\text{I-STAK Key}) + (\text{A-STAK Key}) + (\text{B-STAK Key}) \\ & + (\text{Mem Scan}) + (\text{Print}) \end{aligned}$$

Delta B-Aux Cycle Latch

$$\begin{aligned} On = & (\text{Multiplier Lt})(\text{or Binit})(\text{B-Aux Cycle})(\text{Process Lt})(t_0 - t_0) \\ & + (\text{B-Aux Cycle})(\text{Process Lt})(t_0 - t_{2.5}) \end{aligned}$$

Note: 3rd term $\frac{1}{2} (\text{END DIV LT}) \text{ A.B.C.A}(\text{Set, Quot Trig})(\text{Process Lt})(t_0 - t_{2.5})$

$$\begin{aligned} Off = & (\text{B-Aux Cycle Lt})(\text{Process Lt})(t_0 - t_{2.5}) \\ & + (\text{Start Rst}) + (\text{Tape Load}) + (\text{Gated Load Key}) \end{aligned}$$

B-Aux Cycle Latch

$$\begin{aligned} On = & (\Delta - \text{B-Aux Cycle Lt})(\text{Process Lt})(t_0 - t_0) \\ & + (\text{B-Aux STAR Key}) \end{aligned}$$

$$\begin{aligned} Off = & (\Delta - \text{Process Lt})(t_0 - t_{1.5}) + (\text{A-Aux STAR Key}) \\ & + (\text{I-STAK Key}) + (\text{A-STAK Key}) + (\text{B-STAK Key}) \\ & + (\text{Mem Scan}) + (\text{Print}) \end{aligned}$$

1401 Multiply Digit Recognition

