

December 22, 1959

MEMORANDUM TO: Mr. W. S. Schaffer  
SUBJECT: R & S Item R-37

Please examine the enclosed R & S Item R-37 and evaluate its merit and application.

J. A. Harvilchuck  
Dept. 280  
R & S Liaison

JAE:mk  
Encl.

CC: Mr. K. A. Bell  
Mr. P. Farbanish ←  
Mr. J. J. Ingram  
Mr. F. C. Underwood

BL: J. Arvilechuck - 280

## RELIABILITY &amp; SERVICEABILITY PROGRAM REVIEW

BP: J. Keough - 294  
T. McAdon - 294  
H. Morrow - 294Date Received 12/10/59Date Typed 12/10/59Item R-37 Page 1Approved By H. W. MorrowProject 1401Date Transmitted 12/10/59

Area Affected	Recommendations and or Comments	Name	Date	Code
Arith. Digit Adder	<p>The attached logic which eliminates two stages in the digit adder is recommended to reduce the delay of information through the digit adder. The two stages are eliminated by combining: 1. The Arith. digit adder translate and the Arith. digit inhibit gate and 2. The Quinary adder output stage and Binary Carry stage.</p> <p>Since this changes the Adder Quinary output line type from a u line to a T line, the Out-Binary-Validity check logic blocks must be implemented with the complementary blocks.</p> <p>The Indicators are placed on the Inhibit lines and no longer will indicate Arith. digit output only but will indicate any information on inhibit. Modifications to inhibit gate times may be necessary to achieve optimum indication of the inhibit lines.</p> <p>Alternate methods of implementing the adder Carry are indicated on the attached logic.</p> <p>The transistor and card counts follow on the next page.</p>	T. McAdon	12/10/59	

## RELIABILITY &amp; SERVICE UTILITY PROGRAM REVIEW

Date Received 12/10/59Date Typed 12/10/59Project 1401Item R-37 Page 2Date Transmitted 12/10/59Approved By H. W. MORROW

Area Affected	Recommendations and or Comments				Name	Date	Code
	<u>Present Adder. Cir.</u>		<u>Proposed Adder. Cir.</u>				
	<u>Adder.</u>	<u>Inh. Gate</u>	<u>Cards</u>	<u>#1 Add Carry</u>	<u>Cards</u>	<u>#2 Add Carry</u>	<u>Cards</u>
CN	1	3	1	6	2+	6	2
CP	24		6	12	3	8	2
2way An	11	5	6	13	4	13	4
2way Ap	11		4	19	6	19	6
3way An	1		1	5	3	5	3
4way An	1			0		0	
4way Ap	0			1	1	1	1
In	3		1	2	1	2	1
Ip	1		1	2	1	2	1
DEn	7		3	2	1	2	1
DEp	2		1	7	3	7	3
EFn	2			0		1	
EFp	0			2		2	
Ext. (EPn)	2		2	0		1	1
Ext. (EPp)	0			2	2	2	2
Total	<u>64</u>	<u>8</u>	<u>26</u>	<u>71</u>	<u>27</u>	<u>68</u>	<u>27</u>

Transistors 72 Present Adder Cir. 26 Cards Present Adder Cir.71 Transistors #1 Proposal27 Cards #1 Proposal68 Transistors #2 Proposal  
27 Cards #2 Proposal